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Abstract
We already proposed a supply current test method for de-
tecting ﬂoating gate defects in CMOS ICs. In the method, in-
crease of the supply current caused by defects is promoted
by superposing a sinusoidal signal on the supply voltage. In
this study, we propose one way to improve detectability of
the method for the defects. They are detected by analyzing
the frequency of supply current and judging whether sec-
ondary harmonics of the sinusoidal signal exists or not. Ef-
fectiveness of our way is conﬁrmed by some experiments.
1. Introduction
It is well known that there exist many ﬂoating gate de-
fects which can not be always detected by functional test
methods based on stuck-at fault models[1],[2]. It has also
been shown that some of them cannot be detected even
by  
  
test method[1]-[4]. It has therefore become an
earnest request for test engineers to develop powerful test
methods for such defects.
From the background mentioned above, Hashizume
et.al. proposed a supply current test method with an exter-
nally applied sinusoidal electric ﬁeld[5]. It intends to excite
the defective node with the electric ﬁeld so that some ab-
normal supply current ﬂows. We also proposed a supply
current test method in which the ﬂoating node is ex-
cited by a sinusoidal signal superposed on the supply
voltage[6]. By the use of either method, we can detect ex-
istence of some defects with the supply current increase
caused by conduction of a defective transistor in a DUT.
It seems however that we cannot expect so much high de-
tectability, if the conduction occurs marginally in the DUT.
In this study, we try to improve the detectability for such de-
fects.
In the two test methods mentioned above, the supply cur-
rent of defect-free DUT contains some amount of the same
frequency component as the externally applied sinusoidal
electric ﬁeld or the superposing sinusoidal signal on power
voltage, however scarcely contains the harmonics compo-
nent. On the other hand, if the defective transistor conducts
marginally, the supply current will contain a large amount
of harmonics, especially, secondary one. From such a point
of view, we analyze the supply current by a spectrum ana-
lyzer and estimate existence of the defect by the ratio of the
secondary harmonics to the fundamental frequency compo-
nent.
In the next section, we describe the test method[6] for
the study. In the succeeding section, we propose a new way
for detecting the ﬂoating gate defects in CMOS ICs. In the
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Figure 1. Test circuit for NAND gate with a
ﬂoating gate defect
fourth section, the validity of the way is conﬁrmed by some
experimental examinations for three CMOS NAND gates.
Finally, we conclude with a summary and our future
works.
2. Test circuit and power supply current
2.1. Test Circuit
In our test method, an AC component is superposed on
DC power supply[6]. Figure 1 shows the test circuit at-
tached to a NAND gate. 
 
and 

  represent DC power
supply voltage and sinusoidal supply voltage, respectively.
Suppose that there exists a ﬂoating gate defect of p-MOS
transistor 
 
as shown in the ﬁgure. 
 
 

and 

are
stray capacitances from the ﬂoating node to the power sup-
ply source, the ground (GND) and the input terminal for
the input , respectively. 
 
, 

and 

are leakage re-
sistances deﬁned in the same way. Both the input termi-
nals are connected to the power supply node so that a con-
ductive path through 
 
may be constructed. Existence of
the defect can be detected as increase of the current passed
through resistor 

.
2.2. Bound of power supply voltage
Let us deﬁne 
  
and 

  in Figure 1 by

  
 
 
 

  (1)


   	 
 (2)
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where   and  are the amplitude and the frequency in the
sinusoidal supply voltage, respectively. The maximum of

  
is bounded to the maximum rating voltage 

of
the DUT. Then, 
 
and   must satisfy the following in-
equality.

 
    

(3)
On the other hand, the minimum of 
  
must be at least a
level at which the conductive path for the test can be con-
structed. In case of Figure 1, this condition results in the in-
equality,

 
    

 (4)
where 

is the threshold voltage of p-MOS
transistor(
 
).
If we keep 
 
to 

 

, the maximum value
of applicable AC component is 

  

. The
higher or the lower we keep it than 

  

, the
lower the value of the applicable AC component becomes,
because the highest value and the lowest value of AC com-
ponent are restricted from the inequalities (3) and (4), re-
spectively.
If the defective transistor is n-MOS type, we only have
to change 

in the inequality (4) to 

, where 

is the
threshold voltage of n-MOS transistor.
2.3. Analysis of supply currents
Suppose that a DUT is the same type of NAND gate as
Figure 1 and defect-free. If both inputs are connected to

  
, the equivalent circuit can be shown in Figure 2, where
 is the total stray capacitance existing in parallel with the
power supply source except 

. In the same way, 	 is de-
ﬁned as the total leakage resistance existing in parallel with
the power supply source except 	

. If the value of 	

is
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Figure 2. Equivalent test circuit for a defect-
free NAND gate
enough small in comparison with the total impedance of the
NAND gate, the current 

	
which ﬂows through  and


is given as follows.


	
     

  (5)
In the same way, the current 


	
which ﬂows through 	
and 	

is given as follows.



	
 

	
 

	


 
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Figure 3. Equivalent test circuit for the defec-
tive NAND gate
Then, the supply current 

  	
is given by


  	
 

	
  


	
(7)
Notice that 

  	
contains only the same frequency com-
ponent as 

.
If the transistor 
 
in the same DUT has a ﬂoating gate
defect, the equivalent circuit for the test is shown by Fig-
ure 3. 

and 	

are merged into 
 
and	
 
, respectively.
Thus, we exclude them in the succeeding description.
The potential 

of the defective node can be approxi-
mated to the following equation.



 
 

 
  

	
 
	

	
 
 	


 
(8)
If the value of 

becomes lower than 
  
 

 even in a
moment, some amount of source to drain current 


ﬂows.
Hence, the supply current 

  
through 	

in such the
condition is shown by the following equations.


  
 


  



  


(9)
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
 
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 
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 (10)
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We can analyze 

  
for an n-MOS transistor in the
same way and obtain the same equations as above. In order
that the defect is detectable from the level of 

  
, the mag-
nitude of 


must be enough lager than that of 

	
  


	
,
because 

	
 


and 


	
 



.
3. Improvement of detectability
It is clear from the equations(5)(7) that 

  	
contains
a small amount of the AC leakage component of frequency
. If the DUT has the defect as shown in Figure 1, and the
value of 

is in the active region of 
 
during all over the
phase of the sinusoidal component , the source to drain
current of 
 
also ﬂows during all over the phase. Hence,
it seems that both AC and DC components in 


become
large in comparison with the corresponding ones in 

  	
.
Figure 4 shows schematically the relation between 

and



in such a situation. As the increase of 


results in that
of the current through 	

, we can easily detect the defect
by observing the average or the peak of 

  
.
If the value of 

is in a range such that it brings 
 
into the active region only in some restricted duration of the
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Figure 4. Relation between  
 
and 

with
dynamic behavior of a defective p-MOS tran-
sistor; case that 
 
is fully on state
phase in  

 , that is 
 
is excited marginally, the source
to drain current ﬂows intermittently only in the same du-
ration. Figure 5 shows schematically such a current. The
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Figure 5. Relation between  
 
and 

with
dynamic behavior of a defective p-MOS tran-
sistor ; case that 
 
is intermittently on-state
waveform of 

is non-sinusoidal. Our method can detect
the defect even in such a situation as long as the average or
the peak of 

is enough large in comparison with that of


. However, if the magnitude of 

is so small that
the conventional current test method cannot detect it, it may
not be easy to detect it by the current increase even in our
test method. One way to overcome the difﬁculty is to ana-
lyze the waveform of 

in the following way.
As mentioned above, 

contains only one frequency
component . On the contrary, 

contains not only
 component but also its harmonics, especially  com-
ponent, if the defective transistor conducts marginally, be-
cause the waveform of the 

becomes a series of clipped
sinusoidal waves. It is therefore expected that we can de-
tect it more sensitively by means of frequency analysis of
VDD
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Figure 6. Locations of defects


.
From the equations (5) and (10), the magnitudes of both


and 

increase with increase of the frequency ,
while the magnitude of 

scarcely increases both in its
peak and average, even if it increases. Hence, the lower the
frequency becomes, the easier the defect detection by cur-
rent level becomes. This is also valid for the way of har-
monics detection. On the other hand, it is desirable to raise
 high from the view point of test speed. It seems there-
fore better that we decide the value of  on compromise be-
tween the two factors mentioned above.
4. Experimental results
For the purpose of the experimental examination, we
picked up three NAND gate packages TC4011BPs( 
	
      


      


    ) manufactured by
Toshiba Co.. Each of them has four 2-inputs NAND gates.
We made up only one ﬂoating gate defect per package. The
defect of each DUT is different from the others. Figure 6
shows the locations of the defects by marking crosses (1)-
(3) on a CMOS NAND circuit. They were caused by cut-
ting the corresponding aluminum wires with an FIB (Fo-
cused Ion Beam).
Figure 7(a),(b) and (c) show the waveforms measured
from the DUTs corresponding to the defects(1),(2) and (3)
shown in Figure 6, respectively. A waveform for a defect-
free DUT is also added in each ﬁgure for a reference. Sum
of  

and  in each DUT was kept constant so that the
peaks of  

s for all the curves of each DUT coincided
with each other.
spectrum ratio
defect no.  
 
 defective DUT defect-free DUT
(1) 10 1 0.043 0.019
9 2 0.186 0.009
8 3 0.435 0.007
7 4 0.813 0.009
(2) 10 1 0.063 0.019
9 2 0.174 0.009
8 3 0.250 0.007
7 4 0.375 0.009
(3) 6 1 0.833 0.017
5 2 0.564 0.018
4 3 1.750 0.023
Table 1. The ratios of  component to  com-
ponent at 	  
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(a) defect(1), f=5kHz, a=b=H
(b) defect(2), f=5kHz, a=b=H
(c) defect(3), f=5kHz, a=b=H
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Figure 7. Measured waveforms of  
  
The peak values of  
  
s in each defective DUT are at most
a few times of that in the defect-free one, if the defective
transistor conducts marginally. On the other hand, ratios of
  component to  one in each defective DUT are much
larger than those in the defect-free one. Hereafter, we call
the ratio spectrum ratio. Table 1 shows spectrum ratios for
the waveforms of Figure 7. The higher we select the value
of (the amplitude of 

), the more remarkable such a
tendency becomes. This fact supports the results of the anal-
ysis described in the previous section that frequency anal-
ysis can detect such defects more sensitively than the con-
ventional current test that the defective transistor conducts
marginally.
Figure 8 shows an example of the relation between  
  
waveform and frequency . Bold and thin lines are for de-
fective and defect-free DUTs, respectively. The location of
the defect is (3) of Figure 6. It is seen that the higher we se-
lect the frequency , the closer to a sinusoidal curve of fre-
quency , the  
  
waveform is. Table 2 shows the spec-
trum ratios for them. These facts also support the results in
the previous section.
5. Conclusion
In this study, we proposed one way to improve the de-
tectability of our test method for CMOS ﬂoating gate de-
fects which make transistors conduct marginally and
showed that they can be detected more sensitively by ana-
lyzing the frequency spectrum of the supply current.
(b) f=500kHz
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Figure 8. Inﬂuence of frequency  on  
  
waveform
spectrum ratio
frequency  
 
 defective DUT defect-free DUT
50kHz 4 3 0.499 0.012
500kHz 4 3 0.464 0.014
Table 2. Inﬂuence for the spectrum ratio
Our urgent work is to ﬁnd a systematic way which can
detect the ﬂoating gate defects as much as possible. Com-
parison of detectability in our method with that of the con-
ventional  
  
test method and applicability check of our
method for deep-submicron CMOS devices are also our im-
portant future works.
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